WHAT IS CLAIMED IS:

1. A method for manufacturing a semiconductor device comprising:

defining a semiconductor substrate;

forming a gate oxide on the semiconductor substrate;

forming a polycrystalline silicon layer over the gate oxide;

forming a tungsten silicide layer over the polycrystalline silicon layer;

providing a mask over the tungsten silicide layer;

defining the mask to expose at least one portion of the tungsten silicide layer;

etching the exposed tungsten silicide layer with a first etchant, wherein some

tungsten silicide layer remains;

etching the remaining tungsten silicide layer with a second etchant to expose

at least one portion of the polycrystalline silicon layer;

annealing the tungsten silicide layer;

etching the exposed polycrystalline silicon layer; and

oxidizing sidewalls of the tungsten silicide layer and the polycrystalline silicon

layer.

2. The method of claim 1, wherein the annealing of the tungsten silicide

layer further comprises a rapid thermal annealing process.

3. The method of claim 1, wherein the oxidizing of sidewalls of the

tungsten silicide layer further comprises a rapid thermal oxidization process.

FARABOW GARRETT & DUNNER !!!

FINNEGAN

HENDERSON

1300 I Street, NW Washington, DC 20005 202.408.4000 Fax 202.408.4400 www.finnegan.com

9

4. The method of claim 1, wherein the tungsten silicide is etch selective to

polycrystalline silicon with respect to the second etchant.

5. The method of claim 1, wherein the etching of the remaining tungsten

silicide layer uses an acid as the second etchant.

6. The method of claim 1, wherein the etching of the remaining tungsten

silicide layer etches back the remaining tungsten silicide layer.

7. The method of claim 1, wherein the annealing of the tungsten silicide

layer increases sidewalls of the tungsten silicide layer.

8. A method of forming a gate structure of a semiconductor device

comprising:

defining a semiconductor substrate;

forming a gate electrode over the semiconductor substrate, the gate electrode

comprising a gate oxide, a polycrystalline silicon layer formed over the gate oxide,

and a tungsten silicide layer formed over the polycrystalline silicon layer;

providing a mask over the gate electrode;

defining the mask to expose at least one portion of the tungsten silicide layer;

etching the exposed tungsten silicide layer with a first etchant, wherein some

tungsten silicide layer remains;

FINNEGAN HENDERSON FARABOW GARRETT & DUNNER LLP

1300 I Street, NW Washington, DC 20005 202.408.4000 Fax 202.408.4400

www.finnegan.com

10

etching the remaining tungsten silicide layer with a second etchant to expose at least one portion of the polycrystalline silicon layer;

annealing the tungsten silicide layer;

etching the exposed polycrystalline silicon layer; and

oxidizing sidewalls of the tungsten silicide layer and the polycrystalline silicon layer.

- 9. The method of claim 8, prior to the forming of a gate electrode over the semiconductor substrate, further comprising the step of forming an insulating layer over the semiconductor substrate.
- 10. The method of claim 8, wherein the annealing of the tungsten silicide layer further comprises a rapid thermal annealing process.
- 11. The method of claim 8, wherein the oxidizing of sidewalls of the tungsten silicide layer further comprises a rapid thermal oxidization process.
- 12. The method of claim 8, wherein the tungsten silicide is etch selective to polycrystalline silicon with respect to the second etchant.
- 13. The method of claim 8, wherein the etching of the remaining tungsten silicide layer uses an acid as the second etchant.

FINNEGAN HENDERSON FARABOW GARRETT & DUNNER LLP

1300 I Street, NW Washington, DC 20005 202.408.4000 Fax 202.408.4400 www.finnegan.com 14. The method of claim 13, wherein the etching of the remaining tungsten silicide layer is performed at a temperature ranging from approximately 55°C to 75°C.

15. The method of claim 8, wherein the mask includes silicon nitride.

16. A method of forming a gate structure of a semiconductor device comprising:

defining a semiconductor substrate;

forming a gate electrode over the semiconductor substrate, the gate electrode comprising a gate oxide, a polycrystalline silicon layer formed over the gate oxide, and a tungsten silicide layer formed over the polycrystalline silicon layer;

providing a mask over the gate electrode;

defining the mask to expose at least one portion of the tungsten silicide layer; etching the exposed tungsten silicide layer with a first etchant, wherein some tungsten silicide layer remains;

annealing the tungsten silicide layer;

etching the remaining tungsten silicide layer with a second etchant to expose at least one portion of the polycrystalline silicon layer;

etching the exposed polycrystalline silicon layer; and

oxidizing sidewalls of the tungsten silicide layer and the polycrystalline silicon layer.

FINNEGAN HENDERSON FARABOW GARRETT & DUNNER LLP

1300 I Street, NW Washington, DC 20005 202.408.4000 Fax 202.408.4400 www.finnegan.com

- 17. The method of claim 16, wherein the annealing of the tungsten silicide layer increases sidewalls of the tungsten silicide layer.
- 18. The method of claim 16, wherein the second etchant includes NH_4OH/H_2O_2 .
- 19. The method of claim 16, wherein the etching of the remaining tungsten silicide layer is performed at a temperature ranging from approximately 55°C to 7°C.

FINNEGAN HENDERSON FARABOW GARRETT & DUNNERLL

1300 I Street, NW Washington, DC 20005 202.408.4000 Fax 202.408.4400 www.finnegan.com